

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

Γ	APPLICATION NO. FIL		G DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
_	09/334,646	06/17	7/1999	SHUNPEI YAMAZAKI	0756-1984	. 5565	
_	31780	7590	11/18/2004		EXAMINER		
	ERIC ROBINSON				HU, SHOUXIANG		
	PMB 955 21010 SOUT	HBANK ST.			ART UNIT	PAPER NUMBER	
	POTOMAC FALLS, VA 20165				2811		

DATE MAILED: 11/18/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

					<i>X</i>			
		Applicat	ion No.	Applicant(s)				
		09/334,6	346	YAMAZAKI ET AL.				
Offic	e Action Summary	Examine	er	Art Unit				
		Shouxiar	•	2811	_			
The MAI Period for Reply	LING DATE of this commu	nication appears on th	ne cover sheet with ti	he correspondence address	s			
THE MAILING  - Extensions of time after SIX (6) MONT  - If the period for rep  - If NO period for rep;  - Failure to reply with Any reply received	D STATUTORY PERIOD DATE OF THIS COMMUN may be available under the provision THS from the mailing date of this com thy specified above is less than thirty oly is specified above, the maximum on in the set or extended period for rep by the Office later than three months adjustment. See 37 CFR 1.704(b).	NICATION. us of 37 CFR 1.136(a). In no e umunication. (30) days, a reply within the sta statutory period will apply and v ly will, by statute, cause the ap	vent, however, may a reply battory minimum of thirty (30) will expire SIX (6) MONTHS uplication to become ABAND	be timely filed  ) days will be considered timely.  from the mailing date of this commun  ONED (35 U.S.C. § 133).	nication.			
Status	, ,,							
1)⊠ Responsi	ive to communication(s) fi	led on 26 August 200	4					
	on is <b>FINAL</b> .	2b)⊠ This action is			ī			
3) Since this	, <del></del>							
Disposition of Cla	ims							
4a) Of the 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☐ Claim(s)								
Application Paper	<b>'S</b>							
9)⊠ The speci	fication is objected to by t	he Examiner.						
10)∏ The drawi	ng(s) filed on is/are	e: a) accepted or b	)☐ objected to by t	he Examiner.				
Applicant	may not request that any obj	ection to the drawing(s)	be held in abeyance.	See 37 CFR 1.85(a).				
	- ' '	•	• • • • • • • • • • • • • • • • • • • •	s objected to. See 37 CFR 1. fice Action or form PTO-1	• •			
Priority under 35 l	J.S.C. § 119							
a)⊠ All b) 1.□ Ce 2.⊠ Ce 3.□ Co ap	dgment is made of a claim  Some * c)  None of:  rtified copies of the priority  rtified copies of the priority  pies of the certified copies  colication from the Internation  ached detailed Office action	y documents have be y documents have be s of the priority docum onal Bureau (PCT Ru	en received. en received in Appli nents have been rec ule 17.2(a)).	cation No. <u>08/513,090</u> . eived in this National Stag	j <b>e</b>			
Attachment(s)		•						
	ices Cited (PTO-892) erson's Patent Drawing Review (	PTO-948)	4) Interview Sumn Paper No(s)/Ma					
	psure Statement(s) (PTO-1449 of Date 200408268 20040115 2 2			nal Patent Application (PTO-152)	)			

Continuation of Disposition of Claims: Claims pending in the application are 1-3,8,11-14,16-19,32-34,38-43,52,53,58-60,65,71-73,75,78-81,100-103 and 122-145.

#### **DETAILED ACTION**

#### Claim Objections

1. Claims 1-3, 8, 11-14, 16-19, 32-34, 38-43, 52, 53, 58-60, 65, 71-73, 75, 78-81, 100-103 and 122-145 are objected to because of the following informalities and/or defects:

Claims 1-3, 122, 128, 134 and 140 each recite or implicate the subject matters that the channel-forming regions of the recited two transistors are in two separated semiconductor layers. However, among various possible interpretations, such limitations may be interpreted as meaning: the two transistor for formed of two different semiconductor layers (on different levels), even though they may both be formed on a same insulating surface, as the word of "on" may not necessarily have the meaning of: "above and in direct contact with". It would then be unreadable on the specification and the drawings (see Fig. 3) of the instant disclosure, since the channel regions of the two transistors therein are formed of two separated regions of a same semiconductor layer.

Appropriate correction is required.

#### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application

by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

3. Claims 1-2, 11-14, 16, 71-72, 78-79, 122-125, 127-131, 133-137, 139-143 and 145, as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 102(e) as being anticipated by Kato (US 5,589,506; of record).

Kato discloses an active matrix type LC display device having a buffer circuit in the drive circuit (Figs. 1-13, esp. Figs. 7 and 12; also see col. 13, lines 5-50), comprising: a first TFT (the middle one of 10D1(i)) and second TFT (the lower one of 10D1(i)), wherein the two TFTs share a common gate electrode, a common source electrode and a common drain electrode, and the two channel forming regions of the two TFTs are formed in separated regions of a Si layer that is naturally on a same insulating surface.

In addition, it is noted that an active matrix type LC device such as the one of Kato naturally further comprises a memory and a decode. And the channel-forming regions in the thin Si film therein naturally have point defects.

Art Unit: 2811

Regarding claims 124, 130, 136 and 142, the common gate, source and drain electrodes for the two TFTs in Kato are all extended in parallel with each other along the vertical direction (see Fig. 12).

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 3, 8, 17-19, 32-34, 38-43, 52, 53, 58-60, 65, 73, 75, 80-81, 100-103, 126, 132, 138 and 144, as being best understood in view of the claim objections above, are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato in view of Zhang (US 5,403,772; of record).

The disclosure of Kato is discussed as applied to claims 1-2, 11-14, 16, 71-72, 78-79, 122-125, 127-131, 133-137, 139-143 and 145 above.

Although Kato does not expressly disclose that the silicon semiconductor layer can be monocrystalline, one of ordinary skill in the art would readily recognize that monocrystalline silicon can be desirably formed for improving the performance of the TFTs, as evidenced in Zhang as explained below.

Zhang teaches to form an active matrix type LC display device (Figs. 1-8A, particularly, Fig. 8A), comprising: a pixel matrix portion (104) having a plurality of pixels on an insulating substrate (107); and a peripheral driver circuit portion (101 and 102) on

Art Unit: 2811

the same insulation substrate, thin film transistors (TFTs) in the driver circuit portion each having a channel forming region in one of the separate semiconductor layers (11a and 11b) provided on an insulating surface, wherein the channel forming region is provided in a region which can be regarded as effectively monocrystalline silicon (see col. 6, lines 13-15); and, the channel forming region contains impurities (a type of point defects) of carbon, nitrogen and oxygen at a concentration less than 10<sup>18</sup> cm<sup>-3</sup>, which meets the limitation of each channel forming region "containing carbon and nitrogen at a concentration of 5x10<sup>18</sup> cm<sup>-3</sup> or less, respectively, and containing oxygen at a concentration of 5x10<sup>19</sup> cm<sup>-3</sup> or less" recited in the claimed invention. It is noted that, since the channel forming region in Zhang is formed with a method which is substantially the same as the one used in the claimed invention, the method used in Zhang is regarded as being inherently capable of forming the channel forming region having no linear defects or surface defects. In addition, one of ordinary skill in the art would readily recognize that it is always desirable to form the channel forming region having no linear defects or surface defects for achieving good channel performance.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporated the monocrystalline silicon layer of Zhang into the TFT device of Kato, so that an active matrix type LC display with better TFT performance therein would be obtained.

### Response to Arguments

6. Applicant's arguments with respect to the rejected claims above have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shouxiang Hu whose telephone number is 571-272-1654. The examiner can normally be reached on Monday through Thursday, 7:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on 571-272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SH

November 10, 2004

SHOUXIANG HU PRIMARY EXAMINED

Showway